±1 LSB INL; no missing codes. – Programmable throughput up to ksps. – 8 external inputs; programmable as single-ended or differential. CF Mixed-signal 64KB Isp Flash MCU. ANALOG PERIPHERALS – SAR ADC ± 1 LSB INL Programmable Throughput to ksps to 8 External Inputs;. Silicon Labs CFTB. Explore Integrated Circuits (ICs) on Octopart: the fastest source for datasheets, pricing, specs and availability.

Author: Zululrajas Moogujin
Country: Montenegro
Language: English (Spanish)
Genre: Literature
Published (Last): 19 November 2010
Pages: 207
PDF File Size: 13.12 Mb
ePub File Size: 1.4 Mb
ISBN: 676-1-23488-944-1
Downloads: 80675
Price: Free* [*Free Regsitration Required]
Uploader: Fenrigal

Comparator Electrical Characteristics SPI0 Data Register Timer 3 High Byte Synchronous Mode Figure External Memory Interface Figure External RC Example Status Register Figure Starting a Conversion 7.

Update Output Based on Datashset Overflow Typical SMBus Configuration Address Register Figure Tracking Modes Figure 7. Interrupt Enable Figure Extended Interrupt Enable 2 Figure SMBus0 Data Register Low-Cost, Complete Development Kit. External 64k Byte Data Memory Interface programma.


Configuring Port Pins as Digital Inputs Software Forced Reset SMBus0 Control Register Datasheer Memory Interface Control Figure T2 Mode 2 Block Diagram Figure Serial Clock Timing Figure ADC1 Modes of Operation Software Timer Compare Mode Figure ADC Modes of Operation Security Options Figure Clock Control Register Bit Addressable Locations Timer 1 High Byte Control Register Figure Starting a Conversion 5.

Analog Multiplexer and PGA Left Justified Differential Data Table 6.

Timer 3 Low Byte Figure Special Function Registers Memory Organization Figure Port3 Interrupt Flag Register Missing Clock Detector Reset